The optimistic update theorem for path delay testing in sequential circuits
نویسندگان
چکیده
منابع مشابه
A non-enumerative path delay fault simulator for sequential circuits
W e extend the path status graph (PSG) method of delay faul t simulation to sequential circuits. By devising a layered PSG and restricting the number of timeframes over which a fault mus t be detected, we preserve the non-enumerative nature of the simulation algorithm. T h e program is capable of simulating a wide variety of circuits (synchronous, asynchronous, multiple-clock and tri-state logi...
متن کاملFalse Path Analysis in Sequential Circuits
We propose a formulation of the sensitization constraints that must be satisfied by all true paths in a sequential circuit and suggest a number of approximations to these constraints aimed at simplifying their computation while capturing their essential dependencies. Using one of these approximations we show how an existing combinational timing analysis tool, can be easily augmented to identify...
متن کاملRandom Pattern Testing for Sequential Circuits Revisited
Random pattern testing methods are known to result in poor fault coverage for most sequential circuits unless costly circuit modiication methods are employed. In this paper we propose a novel approach to improve the random pattern testability of sequential circuits. We introduce the concept of holding signals at primary inputs and scan ip-ops for a certain length of time instead of applying a n...
متن کاملAliasing Probability Calculations in Testing Sequential Circuits
This paper focuses on testing sequential circuits using a simple form of signature analysis as a compaction technique. More specifically, the paper describes a systematic methodology for calculating the probability of aliasing when a randomly generated test input vector sequence is applied to a given finite state machine (FSM) and the final FSM output is used to verify the functionality of the ...
متن کاملGenerating Functional Delay Fault Tests for Non-scan Sequential Circuits
The paper presents two functional fault models that are devoted for functional delay test generation for non-scan synchronous sequential circuits. These fault models form one joint functional fault model. The non-scan sequential circuit is represented as the iterative logic array model consisting of k copies of the combinational logic of the circuit. The value k defines the length of clock sequ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Electronic Testing
سال: 1993
ISSN: 0923-8174,1573-0727
DOI: 10.1007/bf00971977